herunterladen
![](https://oss-datasheet.aipcba.com/html/B9628B1595D5613F75F7F6FEA3E29C5C/bg1.png)
User's Guide
SNVA056B–August 2002–Revised May 2013
AN-1241 LP2995 Evaluation Board
1 Introduction
The LP2995 evaluation board is designed to provide the design engineer with a fully functional prototype
system in which to evaluate the LP2995 in both a static environment and with a complete memory system.
There are two versions of the board, while identical in functionality they differ in the package implemented,
either an SO-8 or LLP-16 LP2995 is used. This document contains information regarding the evaluation
board. For more information regarding the LP2995, see the device-specific data sheet.
2 Schematic
The following schematic was used to create the layout.
Figure 1. Schematic
Table 1. Bill Of Materials (BOM)
Name Value Description Manufacturer Model Number
U1 LP2995 DDR Linear Regulator Texas Instruments LP2995M or LP2995LQ
C1 0.1 µF 1206 Ceramic Capacitor X7R 25V Vishay Vitrammon VJ1206Y104KXXAT
C2 330 µF 6.3 V Electrolytic Radial FC Series Panasonic EEU-FC0J331S
C3 330 µF 6.3 V Electrolytic Radial FC Series Panasonic EEU-FC0J331S
C4 Not Connected
C5 68 µF 6.3 V Electrolytic Radial FC series Panasonic EEU-FC0J680
All trademarks are the property of their respective owners.
1
SNVA056B–August 2002–Revised May 2013 AN-1241 LP2995 Evaluation Board
Submit Documentation Feedback
Copyright © 2002–2013, Texas Instruments Incorporated
Verzeichnis
- ・ Blockdiagramm on Seite 1
- ・ Anwendungsbereich on Seite 8