herunterladen
![](https://oss-datasheet.aipcba.com/html/56F9E94DB5684345C3AB90C2AC693E1E/bg1.png)
© Semiconductor Components Industries, LLC, 2016
July, 2016 − Rev. 7
1 Publication Order Number:
MC10EL52/D
MC10EL52, MC100EL52
5 V ECL Differential Data
and Clock D Flip‐Flop
Description
The MC10EL/100EL52 is a differential data, differential clock D
flip-flop with reset. The device is functionally equivalent to the E452
device with higher performance capabilities. With propagation delays
and output transition times significantly faster than the E452, the
EL52 is ideally suited for those applications which require the ultimate
in AC performance.
Data enters the master portion of the flip-flop when the clock is
LOW and is transferred to the slave, and thus the outputs, upon a
positive transition of the clock. The differential clock inputs of the
EL52 allow the device to also be used as a negative edge triggered
device.
The EL52 employs input clamping circuitry so that under open input
conditions (pulled down to V
EE
) the outputs of the device will remain
stable.
The 100 Series contains temperature compensation.
Features
• 365 ps Propagation Delay
• 2.0 GHz Toggle Frequency
• ESD Protection:
♦ > 1 kV Human Body Model
♦ > 100 V Machine Model
• PECL Mode Operating Range: V
CC
= 4.2 V to 5.7 V
with V
EE
= 0 V
• NECL Mode Operating Range: V
CC
= 0 V
with V
EE
= −4.2 V to −5.7 V
• Internal Input Pulldown Resistors on D and CLK
• Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
• Moisture Sensitivity:
♦ Level 1 for SOIC−8 NB
♦ Level 3 for TSSOP−8
♦ For Additional Information, see Application Note AND8003/D
• Flammability Rating: UL 94 V−0 @ 0.125 in,
Oxygen: Index 28 to 34
• Transistor Count = 48 Devices
• These Devices are Pb-Free, Halogen Free and are RoHS Compliant
*For additional marking information, refer to
Application Note AND8002/D
.
MARKING DIAGRAMS*
KL52
ALYW
SOIC−8 NB
D SUFFIX
CASE 751−07
1
8
TSSOP−8
DT SUFFIX
CASE 948R−02
1
8
1
8
www.onsemi.com
KEL52
ALYW
1
8
HL52
ALYW
1
8
HEL52
ALYW
1
8
(Note: Microdot may be in either location)
Y = Year
W = Work Week
= Pb-Free Package
H = MC10
K = MC100
A = Assembly Location
L = Wafer Lot
ORDERING INFORMATION
Device Package Shipping†
MC10EL52DG SOIC−8 NB
(Pb-Free)
98 Units/Tube
MC10EL52DR2G
2500 Tape & Reel
MC100EL52DG
MC10EL52DTG 100 Units/Tube
MC100EL52DR2G
†For information on tape and reel specifications, in-
cluding part orientation and tape sizes, please refer
to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D
.
TSSOP−8
(Pb-Free)
48 Units/TubeSOIC−8 NB
(Pb-Free)
SOIC−8 NB
(Pb-Free)
2500 Tape & Reel
SOIC−8 NB TSSOP−8
SOIC−8 NB
(Pb-Free)
Verzeichnis
- ・ Konfiguration des Pinbelegungsdiagramms on Seite 2
- ・ Abmessungen des Paketumrisses on Seite 7 Seite 8
- ・ Paket-Footprint-Pad-Layout on Seite 7
- ・ Teilenummerierungssystem on Seite 1 Seite 8
- ・ Markierungsinformationen on Seite 1 Seite 6 Seite 8
- ・ Typisches Anwendungsschaltbild on Seite 2
- ・ Technische Daten on Seite 1
- ・ Teilenummernliste on Seite 2