Web Analytics
Datasheet
Teiledatenblatt > Analog to Digital, ADC IC > ADI > AD7995YRJZ-0500RL7 Datenblatt-PDF > AD7995YRJZ-0500RL7 Anwendungshinweis Seite 1/4
AD7995YRJZ-0500RL7
€ 18.34
Preis von AiPCBA

AD7995YRJZ-0500RL7 Anwendungshinweis - ADI

Aktualisierte Uhrzeit: 2024-08-10 13:08:46 (UTC+8)

AD7995YRJZ-0500RL7 Anwendungshinweis

Seite:von 4
PDF herunterladen
Neu laden
herunterladen
AN-931
APPLICATION NOTE
One Technology Way P. O. Box 9106 Norwood, MA 02062-9106, U.S.A. Te l: 781.329.4700 Fax: 781.461.3113 www.analog.com
Understanding PulSAR ADC Support Circuitry
by Martin Murnane and Chris Augusta
Rev. 0 | Page 1 of 4
INTRODUCTION
Successive approximation register (SAR) analog-to-digital
converters (ADCs) use various new techniques for improved
resolution. Understanding how these devices work is important
in preventing malfunction and erroneous issues. This applica-
tion note discusses in general the pitfalls that occur regularly
when using SAR ADCs and, more importantly, how to easily
prevent them.
HOW DO PulSARs WORK?
The Analog Devices, Inc., PulSAR® family of ADCs uses inter-
nal switched capacitor techniques to extend the resolution of
SAR ADCs to 18 bits. This means that on a CMOS process, the
need for expensive thin film laser trimming is not required.
A simplified input stage of the AD7643 is shown in Figure 1.
The AD7643, an 18-bit ADC, capable of converting 1.25 MSPS,
is based on a charge-redistribution digital-to-analog converter
(DAC), which is popular in the newer SAR ADCs. The SAR
algorithm takes two phases to determine the ADC output code.
The first phase is the acquisition phase, where the SW+ and
SW− are initially closed. All switches are connected to the IN+
and IN− analog inputs, thus each capacitor is used as a sampling
capacitor acquiring the analog signal at the input. The second
phase is the conversion phase where the SW+ and SW− are
open. The inputs are disconnected from the internal capacitors
and applied to the comparator inputs. This results in an unstable
comparator. Without detailing the SAR algorithm, switching
each element of the array between REF and REFGND starting
with the MSB, brings the comparator back into a balanced
condition and thus generates the output code representing
the analog input signal.
SW+
COMP
SW–
IN+
REF
REFGND
LSB
MSB
131,072C
65,536C 4C 2C C C
IN–
4C 2C C C
LSB
MSB
AGND
AGND
131,072C
65,536C
06943-001
Figure 1. AD7643 Simplified Schematic
Verzeichnis

AD7995YRJZ-0500RL7 Datenblatt-PDF

AD7995YRJZ-0500RL7 Datenblatt PDF
ADI
28 Seiten, 601 KB
AD7995YRJZ-0500RL7 Anderes Datenblatt
ADI
61 Seiten, 1142 KB
AD7995YRJZ-0500RL7 Anwendungshinweis
ADI
4 Seiten, 300 KB
AD7995YRJZ-0500RL7 Notizdatei
ADI
4 Seiten, 64 KB

AD7995YRJZ0500 Datenblatt-PDF

AD7995YRJZ-0500RL7 Datenblatt PDF
ADI
ANALOG DEVICES AD7995YRJZ-0500RL7 Analog to Digital Converter, 10Bit, 140KSPS, Single, 2.7V, 5.5V, SOT-23
Datenblatt-PDF-Suche
Suche
100 Millionen Datenblatt-PDF, aktualisieren Sie mehr als 5.000 PDF-Dateien pro Tag.
Kontakt online
Bonnie - AiPCBA Sales Manager Online, vor 5 Minuten
Ihre E-Mail *
Nachricht *
Senden